| http://www.w3.org/ns/prov#value | - FIG. 2 is a representative embodiment of a write address shift chain implemented in accordance with the technique of the present invention in which the chain of DQ flip-flops is loaded only when a new valid write address is required and requiring only three separate multiplexer paths instead of the five shown in the preceding figure;
|
