| http://www.w3.org/ns/prov#value | - Although the actual write to memory blocks 20 and 30 occur in a write cycle other than the one to which the write data corresponds, nevertheless, registers 50 and 70 are clocked at half the speed at which the data are provided on data bus 202.
|
