| http://www.w3.org/ns/prov#value | - As is schematically indicated in FIG. 2, within each frame defined by a frame synchronization clock supplied by a main controller, one single packet of each user channel must be processed, i.e. as is shown in FIG. 2, the user data packets DP0, DP1, DP2, . . .
|
