| http://www.w3.org/ns/prov#value | - However, there is a short time delay between the enabling of the AND gate 314 and the setting of the latch 318 so that the output of the gate 314 momentarily assumes a logic 1, as illustrated in FIG. 10f, before it is disabled by inverter 316 after the latch 318 is set.
|
