| http://www.w3.org/ns/prov#value | - In the case where the cache memory is implemented on the tamper resistant processor, the encryption processing unit for carrying out encryption and decryption can be arranged between the processor core and the cache memory or between the cache memory and the memory device such as the main memory.
|
