| http://www.w3.org/ns/prov#value | - Since the pulse width is narrow and the transparent latch based designed permits cycle stealing, the clock rate must be slowed to half speed to ensure all data is available during non-overlap mode. [0050] It will be understood that the first and second set of latches may comprise a variety of different latch designs, such as latches with scan chain bits.
|
