| http://www.w3.org/ns/prov#value | - However, one disadvantage associated with operating the typical prior art memory system at a high frequency such as 400 MHz is that the system bus propagation delay between the memory controller and some memory devices is longer than one clock cycle.
|
