| http://www.w3.org/ns/prov#value | - FIG. 1A is a section view of a flash EPROM memory device in the prior art; FIG. 1B is a typical memory array for said memory devices; FIG. 1C shows the drain disturb condition; and FIG. 1D shows the gate disturb condition for said memory device.
|
