| http://www.w3.org/ns/prov#value | - FIG. 11 is a vertical cross sectional view across the width of the channel showing the block mask for the source and drain region implant on the substrate between isolation regions for making the field effect transistor of the present invention.
|
