| http://www.w3.org/ns/prov#value | - FIG. 13 is a flow chart of illustrative steps involved in using a dual-counter circuit in detecting and locating configuration random-access-memory errors on an integrated circuit such as the programmable logic device integrated circuit of FIG.
|
