| http://www.w3.org/ns/prov#value | - Shown in FIG. 6 to FIG. 9 is a series of schematic cross-sectional diagrams illustrating the results of progressive process stages in forming within an integrated circuit a series of narrow line-width high aspect ratio vias through an insulator layer in accord with the second preferred embodiment of the method of the present invention.
|
