| http://www.w3.org/ns/prov#value | - a plurality of devices including memories, processors, and I/O controllers operating asynchronously and interconnected by said bus, each one of said devices produces a bus access request signal on a bus access request line connected to an output
|
