| http://www.w3.org/ns/prov#value | - counter having a multi-bit output; a control circuit, coupled to said register and said counter, responsive to the data in said register to repeatedly generate pulses having a duty cycle, said duty cycle responsive to the data in said register, said control circuit including a comparator having a first multibit input coupled to receive the data from said register and a second multibit input couple
|
