| http://www.w3.org/ns/prov#value | - column address signal for a time period equal to N/2 intervals of a clock signal cycle in response to a predetermined latency control signal, and outputting the delayed column address signal, wherein N is an integer equal to or greater than zero, and the predetermined latency control signal is activated in: response to a value set in an extended mode register set wherein the predetermined latency
|
