| http://www.w3.org/ns/prov#value | - SRAM core; a plurality of byte write registers respectively connected to the write drivers, the byte write registers including means for selectively activating corresponding byte write drivers to input data into the memory array during a write operation; a plurality of data inputs organized into bytes; a byte write enable input; a plurality of byte write inputs respectively directly connected to t
|
