| http://www.w3.org/ns/prov#value | - A clock generator fabricated on an integrated circuit comprising:means for generating a core clock signal; means for generating first and second bus clock enable indications; means for generating a bus clock signal by selecting every N/2 cycles of the core clock signal in response to the first and second bus clock enable indications, wherein N is an odd integer greater than two; means for determin
|
