| http://www.w3.org/ns/prov#value | - A content-addressable memory comprising:a memory cell having a pair of complementary storage node lines; a compare circuit connecting to said memory cell via said pair of complementary storage node lines, said compare circuit including a pair of complementary compare lines as inputs, wherein said compare circuit includes a first set of four transistors connected in series to be enabled by a logica
|
