| http://www.w3.org/ns/prov#value | - ced by the carry save adder to produce a shifted carry bit vector having the number of bit positions including a least significant bit position holding a logical zero; and a carry propagate circuit having a first input driven by the shifted carry bit vector and a second input driven by the sum bit vector produced by the carry save adder and producing a carry bit for the most significant bit positi
|
