| http://www.w3.org/ns/prov#value | - A computer system for emulating a processor under development, the computer system comprising:a first terminal for receiving an interrupt signal wherein said interrupt signal is activated by a first switch controllable by a user; a second terminal for receiving a halt signal; a main memory; a first processor receiving said interrupt signal, wherein said first processor is a processor to be emulate
|
