| http://www.w3.org/ns/prov#value | - comprised of a main controller having access to said memories, a message switch and a circuit switch controllable by the controller, a peripheral control to which the physical peripheral devices are connected, the peripheral control being connected to the circuit and message switches, further including the steps of the main controller accessing said tables and sending a message via the message swi
|
