| http://www.w3.org/ns/prov#value | - circuit for providing N outputs of a pulse signal sequentially shifted by half a period of a clock signal, where N is a positive integer, N???M first logic gate circuits having first control terminals of combinations of M first logic gate circuits thereof common connected therebetween, respectively of those combinations, to be connected to N output terminals of the scan circuit, respectively, wher
|
