| http://www.w3.org/ns/prov#value | - ctor memory device formed at a main surface of one of chips that a semiconductor substrate is divided into, comprising:eight memory cell arrays respectively arranged at regions obtained by dividing said main surface into three rows and three columns except for a region located at an intersection of a second row and a second column, each said memory cell array including a plurality of word lines, a
|
