| http://www.w3.org/ns/prov#value | - According to the configuration of FIG. 6, even when a path needs to be selected in view of a margin (e.g., a case where one cycle of the frequency of the preceding clock signal CLKA is 10 ns, one cycle of the succeeding clock signal CLKB is 11 ns, and margins, such as the setup time, the hold time and the like, are of the order of nanoseconds), the asynchronous absorption circuit is substantially
|
