| http://www.w3.org/ns/prov#value | - ction memory for supplying a single instruction to all of said processors, (2) connecting between said data port of each of said plurality of processors and each of said plurality of memories including said instruction memories corresponding to processors other than said first processor, and (3) prohibiting connection between said data port of each of said processors and said instruction memory co
|
