| http://www.w3.org/ns/prov#value | - A computer system comprising:a first bus; a second bus; at least one master on said first bus which sends commands including a device address and address parity data, the master treating a command as invalid if a device select signal is not returned within a predetermined interval; and a bridge connecting said first and second busses which includes;a at least one slave device; an internal bus coup
|
