| http://www.w3.org/ns/prov#value | - Alternatively, the cache interface could comprise one or more portions that are located at any spot or spots on the semiconductor that are able to meet timing and other requirements, such as power,routing density.Turning now to FIG. 1, this figure illustrates one possible configuration for a semiconductor package using a preferred embodiment of the present invention.
|
