http://www.w3.org/ns/prov#value | - The slave device controller 43 may comprise elements such as shift registers, logic gates and D-latches for storing and interpreting the data signals sent from the pulse decoder and performing desired read/write operations to and from the RAM 44 via the buses 53, 54 and 55.
|