| http://www.w3.org/ns/prov#value | - This method is particularly effective in the case where the reliability relative to the voltage application between the gate and the channel of the select transistor is high. [0089] In each of the first to third embodiments of the present invention described above, 8 memory cells are connected in series to a single NAND cell.
|
