| http://www.w3.org/ns/prov#value | - The apparatus as in claim 1, wherein said clock signal is a first clock signal and further comprising;means for generating a second clock signal; and wherein said delay means comprises a shift register responsive to said second clock signal. 3.
|
