| http://www.w3.org/ns/prov#value | - While the foregoing illustrates a vertical sectioning of the FPGA or PLD, it isclear that the FPGA or PLD can be sectioned along other dimensions as long as input/output, and power bus connections can be maintained to the individual sections, or alternate connections can be defined using steering logic, fuses, or other means.
|
