| http://www.w3.org/ns/prov#value | - As previously explained, for example, the triggerable sequential pulse generators 30 and/or 40 may be implemented by means other than shift registers and clocks such as the resettable counter/decoder arrangement previously explained in detail.
|
