| http://www.w3.org/ns/prov#value | - A device according to claim 20 further including a buffer memory adapted to receive data from said slow access memory device and adapted to be used for controlling switching of data output on said output line from the data derived from said fast access memory to the data derived from said slow access memory device.
|
