| http://www.w3.org/ns/prov#value | - The gate level netlist is then processed to identify the circuit is memory devices and to determine logical relationships between its internal signals (all signals other than circuit and memory device input and output signals) and its other signals (circuit and memory device input and output signals).
|
