| http://www.w3.org/ns/prov#value | - According to one aspect of the invention, a test vector is interposed at the primary input pins between successive design verification patterns to check for the particular fault condition at a time when successive design verification patterns produce the desired state.
|
