| http://www.w3.org/ns/prov#value | - The present invention still further contemplates a microprocessor including an instruction cache, an instruction alignment unit coupled to the instruction cache, a decode unit coupled to the instruction alignment unit, a functional unit coupled to the decode unit, a microcode unit coupled to the instruction cache and the decode unit, and a floating point unit coupled to the microcode unit.
|
