| http://www.w3.org/ns/prov#value | - FIG. 1B is a block diagram of an exemplary cluster 10, 12, 14, 16 with three processing unit pairs 40 a???b, 42 a???b, 44 a???b, each processing unit being connected to pair of interprocessor buses 46, 48 that constitute the internal switching fabric 20 of the cluster, though other numbers of processing units and other types and numbers of buses are possible.
|
