| http://www.w3.org/ns/prov#value | - The single entity cell of claim 12, wherein the control logic comprises a clock control circuit coupled to receive a data enable signal, a test enable signal, and a system clock signal, the clock control circuit generating a local clock signal only when the data enable signal or the test enable signal is asserted, the local clock signal being coupled to the plurality of flip flops. 14.
|
