| http://www.w3.org/ns/prov#value | - The semiconductor device of claim 7, wherein the memory cell is part of a memory having a plurality of memory cells arranged in an array and further including a plurality of the thyristors and the pass devices, each of the plurality of the thyristors and pass devices being configured and arranged to provide read and write memory for a corresponding one of the plurality of memory cells.
|
