| http://www.w3.org/ns/prov#value | - an address buffer that receives a data input clock pulse after a predetermined time which starts when a clock signal including a write command is generated and supplies a row active signal and a column active signal to a plurality of banks;
|
