| http://www.w3.org/ns/prov#value | - A ferroelectric memory according to claim 1, wherein the test mode is an operation mode which is carried out after an initial data pattern is written into said plurality of memory cells, and an opposite pattern having a pattern opposite to the initial data pattern is written into said plurality of memory cells and before the opposite data pattern is read out.
|
