A semiconductor chip package wherein the chip is a major contributor to the strength of the encapsulation structure, the external contacts to the package and the chip wiring are provided through a multilayer wiring member wherein broad metal areas are of mesh configuration and the electrical transmission properties of the package employ at least portions of one of the multilayer wiring member laye