| http://www.w3.org/ns/prov#value | - The combination according to claim 16 further including timing means responsive to said high-speed pulses and said low speed pulses for controlling the bulk memory and means for generating an inhibit line for deenergizing said high-speed pulses during the period of time that said low speed clock pulses occur. l9.
|
