| http://www.w3.org/ns/prov#value | - wherein said third signal is a signal in which transition takes place in at least one level of a predetermined number of signals out of said third signals synchronously with a clock signal, said first and second circuits are formed on a first semiconductor chip,
|
