| http://www.w3.org/ns/prov#value | - Thus, computer and other systems designed to provide row and column addresses to conventional memory devices with M rows and N/2 columns may be unable to operate with the SDRAM 20 of FIG. 1, which requires row and column addresses for M/2 rows and N columns.
|
