| http://www.w3.org/ns/prov#value | - a shifting network connected between the processor and the memory and including a shift memory, the shifting network being controlled by shift values stored in the shift memory and corresponding to connectivity between the first variable nodes and the check nodes; the processor comprising P processing units adapted to perform iteratively a first variable nodes processing phase for updating the mes
|
