| http://www.w3.org/ns/prov#value | - FIG. 9A is a plan view of an exemplary second mask process of a fabrication method for a thin film transistor array substrate according to the present invention, and FIG. 9B is a sectional view of the exemplary second mask process according to the present invention.
|
