About: isa:291424286   Sponge Permalink

An Entity of Type : prov:Entity, within Data Space : webisa.webdatacommons.org associated with source dataset(s)

AttributesValues
rdf:type
prov:value
  • As shown in FIG. 16, the selection control signal generating circuit 30 is a circuit for generating the division timing signals (DIV1 to DIV4) that are used to divide the period defined by the control signal DIVSEL into a plurality of periods, and is composed of two flip-flops FF1 and FF2 and a counter consisting of a plurality of (four) logic gate circuits G1 to G4 combined together.
prov:wasQuotedFrom
is prov:wasDerivedFrom of
Alternative Linked Data Views: ODE     Raw Data in: CXML | CSV | RDF ( N-Triples N3/Turtle JSON XML ) | OData ( Atom JSON ) | Microdata ( JSON HTML) | JSON-LD    About   
This material is Open Knowledge   W3C Semantic Web Technology [RDF Data] Valid XHTML + RDFa
OpenLink Virtuoso version 07.20.3217, on Linux (x86_64-pc-linux-gnu), Standard Edition
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2012 OpenLink Software