| http://www.w3.org/ns/prov#value | - The communications circuit of claim 1, wherein L is an even integer, and wherein said combining circuit is configurable to couple an equal number of said equalizer filter portion outputs to each of said L post-equalizer processor inputs during said second operating mode.
|
