| http://www.w3.org/ns/prov#value | - The method according to claim 2, wherein the semiconductor device is a memory device and wherein the stress test of increased duration has a larger number of test cycles to be applied to the semiconductor device as compared to a number of test cycles of a stress testing sequence of at least one of the other populations.
|