| http://www.w3.org/ns/prov#value | - The layout synthesis tool takes a cell schematic as input, and outputs a ???symbolic layout??? for the cell by converting each circuit element, such as a transistor, capacitor, resistor or diode, into predefined geometric shapes or symbols representing a manufacturing plan for the circuit element.
|
